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A Fully integrated D-band Direct-Conversion I/Q
Transmitter and Receiver Chipset in SiGe BiCMOS
Technology
Sona Carpenter, Herbert Zirath, IEEE, Fellow, Zhongxia Simon He, Mingquan Bao
Abstract: This paper presents design and characterization
of single-chip 110–170 GHz (D-band) direct conversion in-
phase/quadrature-phase (I/Q) transmitter and receiver monolithic
microwave integrated circuits (MMICs), realized in a 130 nm SiGe
BiCMOS process with ft/fmax of 250 GHz/370 GHz. The chipset is
suitable for low power wideband communication and can be used
in both homodyne and heterodyne architectures. The Transmit-
ter chip consists of a six-stage power amplifier, an I/Q modulator,
and a LO multiplier chain. The LO multiplier chain consists of
frequency sixtupler followed by a two-stage amplifier. It exhibits
a single sideband conversion gain of 23 dB and saturated output
power of 0 dBm. The 3 dB RF bandwidth is 31 GHz from 114 to
145 GHz. The receiver includes a low noise amplifier, I/Q demodu-
lator and x6 multiplier chain at the LO port. The receiver provides
a conversion gain of 27 dB and has a noise figure of 10 dB. It has 3
dB RF bandwidth of 28 GHz from 112-140 GHz. The transmitter
and receiver have dc power consumption of 240 mW and 280 mW,
respectively. The chip area of each transmitter and receiver circuit
is 1.4 mm × 1.1 mm.
Index Terms: Demodulator, direct conversion, I/Q transceiver, low
noise amplifier, measurement, millimeter wave integrated circuits,
mixer, modulator, multiplier, MMICs, power amplifier, wireless
communication.
I. INTRODUCTION
WITH the growing demand of high data rate communi-cation, millimeter wave and sub-millimeter-wave fre-
quency ranges have significantly become an important research
area [1], [2]. These spectrum ranges allow for the much higher
fractional bandwidth and highly integrated millimeter wave and
terahertz systems using either a simple modulation scheme such
as ASK and OOK or a high order modulation scheme such
as QPSK and QAM [3]. For instance, D-band offers oppor-
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tunities for new applications in low-cost silicon technology,
such as high-resolution millimeter-wave imaging [4], and high-
speed point-to-point telecommunication links [5], [6], 122.5–
GHz industrial–scientific–medical (ISM) band short range radar
[7], [8]. Recently, the Federal Communications Commis-
sion (FCC) announced new frequency band of 141–148.5 GHz
for fixed and mobile point-to-point high bandwidth wireless
links [9]. In D-band, the low atmospheric attenuation (below
1 dB/km) window (120–160 GHz) is suitable for medium range
backhaul gigabit communication [10] and high atmospheric at-
tenuation points at 118 GHz (resonance of O2 molecule) and at
183 GHz (resonance of H2O molecule) can be used for secure
high-speed short-range communication. Most importantly be-
yond 100 GHz, integration of antennas becomes possible due
to the small operating wavelengths [11]–[13]. This simplifies
the packaging process and enables a fully integrated low-cost
transceiver solutions for dense urban small cell areas. Alterna-
tively, gigabit-rate wired communication can be performed in
D-band using dielectric waveguide as a transmission medium.
From our perspective, this frequency band offers a good com-
promise between availability of the latest semiconductor process
developments and low-cost production solutions.
One of the main challenges of D-band generic front-end de-
sign is to realize wideband RF building blocks and correspond-
ingly monolithic integrated transmitters and receivers that cover
multiple frequency bands. So far, different publications have
been reported in literature based on application specific imple-
mentations [14]–[25]. However, with the relatively low cut-off
frequency of the transistors in silicon process technologies, it is
not easy to design an integrated transceiver beyond 100 GHz,
where the operating frequency reaches to about one-third of
fmax [15].
Recently several transmitter and receiver architectures have
been demonstrated for operating frequencies above 100
GHz. The transmitters are typically realized based on a fre-
quency multiplier [17], [18], [20], [25] or mixer topol-
ogy [15], [19], [22]. The former utilizes a multiplier immedi-
ately before the antenna while the latter adopts a mixer followed
by a power amplifier. On the other hand, in the receiver side,
commonly a low noise amplifier together with a mixer is em-
ployed at the front-end [14], [15], [19], [22]. However, as the
frequency goes up close to the fmax of technology, the fre-
quency conversion is performed upfront, making a mixer-first
architecture [16], [18], [21], [25]. The LO chain is also realized
using either a high frequency VCO or a frequency multiplier,
where multipliers are beneficial in terms of wide tuning range
and relaxed phase noise performance [19]. Various kinds of mil-
1229-2370/21/$10.00 © 2021 KICS
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Fig. 1. The block diagram of direct conversion (a) I/Q transmitter and (b) I/Q receiver.
limeter wave wireless communications system demonstrators
have been developed such as amplitude shift keying (ASK) [26],
[27], on–off keying (OOK) [28], or binary phase-shift keying
(BPSK) [29], [30] using simple and reliable modulation format
with low spectrum efficiency (<1 bit/s/Hz). The spectral effi-
cient complex modulation techniques, such as multi-level phase
shift keying (PSK) or multi-level quadrature amplitude modula-
tion (QAM) are reported in [31]–[40].
The design of highly integrated circuits at this frequency
range is challenging as accurate modeling of active and passive
components is required, and complex architectures have to be
considered. In this paper, a fully integrated 110–155 GHz di-
rect quadrature transmitter and receiver chipsets are described
and implemented in a 130 nm SiGe BiCMOS technology for
high data rate communication purpose. Concerning the max-
imum cut-off frequencies of the technology (ft/fmax of 250
GHz/370 GHz), a conventional fundamental Gilbert-cell I/Q
mixer [41]–[43] along with the six-stage LNA/PA is chosen for
the receiver/transmitter, respectively. The fundamental mixing
approach combined with a fully differential circuit architecture
offers a better performance in terms of high conversion gain, low
dc-offset and LO leakage compared to the sub-harmonic tech-
nique [21]. The LO generation network consists of an X6 mul-
tiplier [44] followed by a two-stage driver amplifier. This con-
figuration allows for designing the oscillator at one sixth of the
fundamental D-band frequency. Consequently, the packaging of
the transmitter/receiver chips are significantly simplified, result-
ing in a low-cost implementation. Furthermore, the quadra-
ture arrangement of the chipsets attains a spectral efficient RF
link supporting high-order modulation schemes, which makes
it very attractive for multi-purpose applications. For example,
presented chipset is designed for two application demonstrators,
a telecom D-band radio link for the frequency band 141.5-148
GHz, and a radar sensor for the 122–123 GHz ISM-band. In or-
der to cover both applications and frequency bands in one chip
set, all sub-circuits are designed to have high bandwidth. The
paper is organized as follows. Section II describes the design of
transceiver chipset with the description of each building blocks.
Details of the measurement set-up and results of the transmit-
ter and receiver chips are described in Section III. Finally, Sec-
tion IV summarizes the results and compares them with other
published works.
II. FULL INTEGRATION OF TRANSMITTER AND
RECEIVER CHIPSET IN D-BAND
The presented I/Q transmitter and receiver chipset is designed
and fabricated in a 130 nm SiGe BiCMOS process from In-
fineon (B11HFC). The process features high-speed npn HBTs
with maximum ft/fmax of 250 GHz/370 GHz and BVCEO of
1.5 V [45]. The layer stack includes six levels of copper met-
alization and 1.0 µm aluminum as top metal which is suitable
for analog mixed-signal millimeter wave designs. The sili-
con substrate thickness is 185 µm. In the presented designs,
Metal2 is used as a ground layer and Metal3 to Metal6 are
used for interconnections and designs of passive components. At
millimeter waves, proper implementation of passive structures
and their modeling accuracy become increasingly important for
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Fig. 2. Simplified schematic of direct conversion I/Q Transmitter.
the design success. Unlike conventional transmission line-based
matching techniques commonly used for millimeter wave de-
signs, we have implemented custom spiral inductors and used
them together with a metal–insulator–metal (MIM) capacitor of
the process to perform impedance matching and inductive loads.
By taking advantage of multilayer metallization, this approach
significantly reduces the consumed chip area. All other intercon-
nects, even short lengths, are modeled as transmission lines and
their effect is included in simulations. The presented circuits are
designed using Cadence and the electromagnetic performance
of critical layout parts are simulated with Sonnet. This section
presents a brief description of the integration of front-end cir-
cuits into I/Q transmitter and receiver chipset. In both transmit-
ter and receiver, each individual circuit is initially designed for
standalone operation and then integrated in the complete trans-
mitter and receiver chipset.
A. I/Q Transmitter
The transmitter is a direct modulation transmitter, comprising
two double balanced (I and Q) mixers pumped by a frequency
sixtupler for output frequencies from 110 GHz to 170 GHz. A
two-stage D-band amplifier is used at the output of the frequency
sixtupler to increase the input LO power to the I/Q mixer. The
signals from the two I/Q mixers are added and amplified by a
6-stage power amplifier, see Fig. 1.
The simplified schematic diagram of the transmitter is shown
in Fig. 2. The I/Q modulator is based on a recently published
design [41], [46] and consists of two Gilbert mixer cells, an on-
chip integrated differential LO coupler and RF and LO baluns.
This configuration offers a high isolation between all three ports
in a very compact die footprint. The topology of a quadrature
balanced mixer requires generation and distribution of differ-
ential 90-degree phase-shifted millimeter-wave signals. Quadra-
ture differential LO signals are generated with an on-chip differ-
ential coupler. This design is a differential implementation of the
backward coupler [47]. In our designs, this is realized by includ-
ing transmission-line-based baluns and a differential coupler on
chip. Performance of all these passive components are electro-
magnetic (EM) simulated using Sonnet and imported into the
circuit design environment for co-simulation. The input base-
band signals are converted to current signals by the transcon-
ductance stages and are fed to the switching quads. For best
switching performance, the mixer transistors are chosen to be
2.5 µm long and the lower transistors are accordingly scaled
to be 4 um long. The operating condition is set by the refer-
ence current which is mirrored to the two mixer cells. Base-
band ports are DC coupled as blocking capacitors for such fre-
quencies may occupy very large chip area. Collector and base
voltages of switches are applied to virtual RF grounds of the
load and LO matching network respectively. Decoupling capac-
itors are added to avoid potential odd-mode instability of the
circuit. In order to avoid the problems with the ground plane
as mentioned above, fully differential signaling is used through-
out the design. The lowest metal layer (Metal2) is however still
included as the ground plane for better definition of common-
mode signals in the electromagnetic simulations and to provide
return path to the DC currents. In single sideband operation,
the modulator demonstrates a maximum conversion gain of 9.8
dB with 3 dB RF bandwidth of 33 GHz (from 119 GHz to 152
GHz). The measured image rejection ratio (IRR) and LO sup-
pression are 19 dB and 31 dB, respectively. The output P1dB
is −4 dBm at 140 GHz RF and 1 GHz intermediate frequency
(IF) and the chip consumes 53 mW dc power. The frequency
sixtupler comprises of a frequency tripler, a buffer amplifier and
a frequency doubler. The input signal is applied to a differen-
tial stage through a Marchand balun. To ensure sufficient LO
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Fig. 3. The fabricated chip photo of direct conversion I/Q transmitter. The chip area is 1.4 x 1.1 mm2.
power to the mixers, a two-stage LO amplifier is used at the
output of frequency sixtupler to increase its output power. The
tripler uses the concept of mixing the first and second harmonic
to generate the third harmonic which increases output power and
power efficiency. The output of the tripler is fed to the frequency
doubler through a buffer amplifier. Transistors T1 and T2 have
two emitter fingers with a length of 6.3 um. The other transis-
tors have a single emitter finger with a length of 10 um. The
sixtupler was measured separately on a breakout circuit, it has a
bandwidth of 37 GHz (from 110 to 147 GHz) and a maximum
output power of 4.5 dBm. More design detail of the sixtupler is
published in [44]. A six-stage amplifier is used at the output of
modulator to increase output power of the transmitter chip. The
purpose is to provide a wideband operation and flat gain, rather
than high output power, since the output signal is planned to be
amplified with an external PA in a wireless link demonstrator
[48]. The external PA is based on 8-way power combining and
has demonstrated 13.5 dBm output power at 2 dB compression
and a PAE of 5.5 percent at 140 GHz. A maximum power of 19
dBm was measured at 120 GHz with a PAE of 13.2 percent. The
power consumption is 550 mW and the chip size 0.53 mm2.
The six-stage amplifier in the transmitter design is based on a
lossy-matching concept in order to ensure wideband operation.
All six transistors are used in common-emitter configuration and
share common base and collector voltage supplies.
The emitter lengths of the transistors are 4, 4, 5, 6, 8 and 10
µm respectively. A T-network with a shorted stub is used for
inter-stage matching. The amplifier, measured as a stand-alone
cutout for test, shows a 3 dB bandwidth of 115–155 GHz with a
maximum gain of 19 dB. A current of 38 mA with Vcc = 1.5 V
is used for bias, resulting in a power consumption of less than
60 mW. Its saturated output power is 7 dBm at 130 GHz. The
current in six bases of transistors is set by using a current mirror.
The chip photograph is shown in Fig. 3. As annotated in the
figure, the mixer cells including the transconductance stages and
the switching quads are densely laid out in the center in order to
minimize any unwanted parasitic effects. The LO distribution
and phasing as well as the matching networks are all symmetri-
cally planned around the mixing cells to maintain the amplitude
and phase balance of the modulator as much as possible. The
modulator, LO multiplier, LO amplifier and power amplifier are
integrated in a compact footprint. The chip area including pads
is 1.4 mm × 1.1 mm.
B. I/Q Receiver
The receiver is a direct conversion I/Q receiver consists of a
six-stage low-noise amplifier, a double balanced I/Q mixer and
a LO frequency multiplier chain. The LO multiplier chain in-
cludes frequency sixtupler followed by a two-stage amplifier, as
shown in Fig. 1(b). The LO frequency multiplier chain in re-
ceiver is based on same design as in the transmitter. Before the
complete receiver chip was integrated, the demodulator and low
noise amplifier were designed and verified separately. The de-
modulator circuit consists of two double-balanced Gilbert-cell
mixers, on-chip integrated differential LO coupler, and RF and
LO baluns. All transistors in the circuit have minimum emit-
ter width. The demodulator is presented in [42]. The RF port is
impedance matched to 50 for interfacing to a low-noise ampli-
fier. Inductance of the routing transmission lines proved to be
sufficient to omit any spiral inductor at the RF port. This is ad-
vantageous to reduce the input ohmic loss, and therefore, noise
of the circuit. Resistive IF loads are used to avoid the need for
large on-chip inductors and to minimize the risk of instability.
IF ports are isolated from the next stage by emitter followers,
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Fig. 4. Simplified schematic of direct conversion I/Q receiver.
which are also biased with current sources and are designed to
match to 50 Ω over a broad bandwidth. The demodulator, char-
acterized as an image reject mixer, exhibits 10 dB conversion
gain with 23 dB image rejection ratio. The measured 3 dB RF
bandwidth is 36 GHz and the IF bandwidth is 18 GHz. The ac-
tive area is 620 µm × 480 µm including the RF and LO baluns.
The low noise amplifier is a six-stage amplifier with ‘lossy
match’ type matching utilizing resistively loaded stubs at the in-
put and output of each amplifiers stage. Due to this topology it
is possible to achieve a very wide bandwidth with full coverage
of the D-band. A high 1 dB bandwidth of 117–162 GHz was
achieved with a nominal gain of 18.9 dB. The measured gain is
within 2 dB of the simulated gain from 120 to 180 GHz. The
simulated noise figure is 10 dB. The outputs from the receiver
chip are dc coupled differential I and Q signals and inputs are
single ended LO and RF signals which are converted to differ-
ential before the demodulator. The single-ended LO and RF sig-
nals are converted to differential by on-chip Marchand baluns.
The simplified schematic is shown in Fig. 4. Fig. 5(a) shows a
photograph of the fabricated receiver MMIC. The chip size is
1.4 × 1.1 mm2. Bias voltages are shown in figure where the
dc bias feed lines are properly RF decoupled to avoid unwanted
feedback and combined to reduce the number of dc pads. The
optimum operation condition is set by providing proper base
currents to the amplifier and frequency multiplier, while the cur-
rent of modulator is set by VRef of the current mirror which is
mirrored to two mixer cells, as shown in Fig. 4. The base bias
to RF differential pair and LO quad is applied through resistors
and inductors, respectively. The collector voltage of 2.7 V is
applied to two mixing cells and emitter followers, where mixer
cells draw 8.5 mA and emitter followers draw 16 mA of current.
III. MEASUREMENT OF THE TRANSMITTER AND
RECEIVER
This section presents the characterization of I/Q transmitter
and receiver chips as a single sideband transmitter and image re-
ject receiver, respectively. The measurements of the individual
building blocks were conducted in optimized bias conditions.
To reduce the complexity for the biasing effort of the receiver
MMIC, the degree of different bias conditions has been reduced,
as a result, the overall power consumption of the receiver differs
from the sum of the individual building block power consump-
tions.
A. Test Set-up
The chips are measured on a probe station with wafer probes.
On the RF port, a GSG probe with 75 µm pitch and WR6.5
waveguide interface and on the LO port, a 100 µm GSG probe
with coaxial connector are used. For the differential base-
band input/output signals a quad GSSGSSG probe with 125
µm pitch is used. To characterize the mixer performance, on-
wafer measurements are carried out. The RF signal is generated
and calibrated using a Keysight PNA-X N5247A microwave
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(a)    (b)
Fig. 5. (a) The fabricated chip photo of direct conversion I/Q receiver. The chip area is 1.4 x 1.1 mm2. (b) Simplified block diagram of measurement setup for
characterization of the transmitter MMIC chip.
Fig. 6. (a) Transmitter measured upper sideband gain and
sideband suppression versus RF frequency. (b) Transmitter
measured gain versus IF frequency at fixed 22 GHz LO.
(a) (b)















































Fig. 7. Transmitter measured output power and gain at 139 GHz versus input
power at 1 GHz.
network analyzer from 10 MHz to 26.5 GHz and a WR6.5
(110–170 GHz) frequency converter module extender from Vir-
ginia Diodes, Inc. to extend the frequency range from 110 to














































Fig. 8. Measured saturated output power of the transmitter versus RF output
frequency at an input frequency of 1 GHz.
250 kHz to 67 GHz PSG signal generator. The measurement set
up is shown in Fig. 1(b). In the direct conversion transmitter and
receiver mode, the four baseband signals are applied as differ-
ential I and Q baseband signals. In single side band and image

















Fig. 9. Receiver measured conversion gain of upper sideband (USB) and lower
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Fig. 11. Receiver measured output power at 1 GHz versus input power at 132
GHz.
reject frequency converter mode however, they represent four
phases of the IF signal. Assuming that amplitude and phase bal-
ance of these hybrids are ideal, the measured sideband suppres-
sion and image rejection ratio are indicative of amplitude and
phase balance of the transmitter and receiver chips. These ex-
ternal components and connecting cables are however not ideal
and contribute to the measured imbalance.
Imperfections of the external hybrids are specified by the
manufacturer to be ±0.6 dB and ±10 degree, respectively from

















Fig. 12. Receiver measured gain versus LO input power at 130 GHz and 1 GHz
IF.
B. Transmitter Results
The transmitter is characterized in single side band mode, and
parameters like the upper sideband conversion gain, side band
suppression, P1 dB gain compression point, and saturated out-
put power are presented in this section. An input IF signal of
1 GHz with −30 dBm is applied to IF port. The LO input
signal with 6 dBm power is varied from 18.5 to 28 GHz. The
measured conversion gain for the upper sideband versus RF fre-
quency is shown in Fig. 6(a). A conversion gain of 22±1 dB is
achieved from 114 GHz to 145 GHz. The unwanted sideband is
suppressed by 18–25 dBc.
The IF bandwidth is measured by varying input signal fre-
quency from 1 to 18 GHz at a fixed LO of 22 GHz. The mea-
sured conversion gain variation is shown Fig. 6(b). The trans-
mitter is providing relatively flat gain up to 16 GHz where the
gain drops by 5 dB. This is believed to be dominantly due to the
upper frequency limitation of the external hybrids and not the
chip itself.
Fig. 7 shows the output power and conversion gain at 139
GHz versus input power at 1 GHz. The output P1dB is measured
−4 dBm. It can be seen from Fig. 8, that the maximum output
power is 0±0.5 dBm from 115 GHz to 140 GHz. The total dc
power consumption of transmitter chip is 240 mW.
C. Receiver Results
The conversion gain of the receiver chip is measured at an in-
put RF signal power of −30 dBm and the frequency is varied
from 111–168 GHz. The input LO power is 6 dBm. At each RF
frequency, the LO frequency is switched above and below the
RF in order to measure conversion gain in both lower and upper
sidebands. The measured results are shown in Fig. 9. As can
be seen, the measured maximum gain is 27 dB. The 5 dB RF
bandwidth is 26 GHz from 112-146 GHz. The ratio of the two
output powers is defined as the image rejection ratio (IRR) and
is 24 dB for most of the RF frequencies. Depending on appli-
cation, upper and lower sidebands can be switched by switching
external 900 hybrid network in Fig. 5(b). The measured gain
versus IF frequency is shown in Fig. 10 at a fixed LO frequen-
cies of 21 GHz and 22 GHz. The measured 5 dB IF bandwidth
of the receiver is 13 GHz which is again believed to be limited
by the external hybrid network.
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Fig. 11 shows the measured output power at 1 GHz versus
input power at RF 132 GHz. The receiver can provide up to -3
dBm of saturated output power. The gain versus input LO power
at 130 GHz and IF at 1 GHz is shown in Fig. 12. The total dc
power dissipation is 192 mW.
IV. CONCLUSION AND PERFORMANCE COMPARISON
A fully integrated multifunctional direct conversion I/Q trans-
mitter and receiver chipset for application in a millimeter-wave
communication and imaging system operating in 110–170 GHz
has been designed and verified experimentally. The chipset is
fabricated using a commercial 130 nm SiGe BiCMOS process
and can be used in both homodyne and heterodyne architectures.
The chipset exhibits good overall conversion gain, operates over
wide bandwidth, and has an acceptable noise figure. Table I and
II show the comparison of millimeter-wave transmitter and re-
ceiver, respectively. The presented chipset has largest RF band-
width and IF bandwidth and consume low dc and LO power
among published millimeter-wave transmitter/receiver operat-
ing in D-band and F-band (90–140 GHz). The chip area of each
transmitter and receiver circuit is 1.4 × 1.1 mm2. It can never-
theless be seen that the presented designs demonstrate outstand-
ing performance in terms of conversion gain, and RF/IF band-
width for the given technology. Due to the high bandwidth, the
amplifier can be used for both the telecom demonstrator and the
sensor demonstrator at 122–123 GHz ISM-band.
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